Approach taken to address this issue: AXI signal level (for RTL) and TLM level eVC (for SystemC) from Cadence SRAM signal level eVC (for RTL DUT) and TLM level eVC (for SystemC DUT). Mapping of the ...