News
In this paper, we designed a 16-bit BCD adder using power gating design, dual threshold voltage (DVT) and LECTOR technique. To achieve high density, low power and high performance device scaling has ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results