News
Abstract: This study presents a 15-b 40-MS/s switched-capacitor CMOS pipelined analog-to-digital converter (ADC). High resolution is achieved by using a correlation-based background calibration ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback